

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

APPLICANT: Manjunath D. Haritsa et al.
SERIAL NO.: 09/982,452
FILING DATE: October 17, 2001
TITLE: CLOCK SKEW VERIFICATION METHODOLOGY
FOR GRID-BASED DESIGN
EXAMINER: Tat, Binh C.
ART UNIT: 2825

CERTIFICATE OF MAILING

I hereby certify that this paper is being deposited with the United States Postal Service as First Class Mail in an envelope addressed to:
Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on the date printed below:

Date: 5/17/04

Name: Lola Salazar

Lola Salazar

COMMISSIONER FOR PATENTS
P.O. Box 1450
ALEXANDRIA, VA 22313-1450

INFORMATION DISCLOSURE STATEMENT

Each item of information listed in the attached FORM PTO-1449, for which a copy of each is attached (unless the blanket waiver referred to below applies), may be material to the examination of the above-identified application and is, therefore, submitted in compliance with the duty of disclosure defined in 37 CFR §§ 1.56, 1.97 and 1.98. The Examiner is requested to review, consider and document each such item in the official record of this application.

Note: If this box is checked, this case was filed after June 30, 2003 and qualifies for the blanket waiver of deposit of copies of U.S. Patents and U.S. Patent Application

Publications in accordance with the written waiver of 37 CFR §1.98 (a)(2)(i) dated July 11, 2003. Accordingly, such copies are not attached.

This Information Disclosure Statement under 37 CFR §§ 1.56, 1.97 and 1.98 is not to be construed as a representation that a search has been made, that additional information material to the examination of this application does not exist, or that any one or more of these items constitutes prior art.

I

This statement is filed pursuant to (CHECK ONE BOX):

37 C.F.R. § 1.97(b).

This information disclosure statement is filed either:

- (1) within three months of the filing date of a national application other than a continued prosecution application under §1.53(d);
- (2) within three months of the date of entry of the national stage as set forth in 37 C.F.R. §1.491 in an international application;
- (3) before the mailing date of a first office action on the merits; or
- (4) before the mailing of a first office action after the filing of a Request for Continued Examination under 37 C.F.R. §1.114, whichever event occurs last.

Accordingly, this information disclosure statement requires no fee and no certification.

37 C.F.R. § 1.97(c).

This information disclosure statement is filed after the period specified in 37 C.F.R. § 1.97(b), but before the mailing date of any of the following:

- (1) a final action under 37 C.F.R. § 1.113;
- (2) a notice of allowance under 37 C.F.R. § 1.311; or
- (3) an action that otherwise closes prosecution in the application.

Accordingly, this information disclosure statement requires either:

- (1) the fee specified in 37 C.F.R. § 1.17(p) for submission of an information disclosure statement under 37 C.F.R. § 1.97(c); or
- (2) a certification according to 37 C.F.R. § 1.97 (e)(1) or (2).

37 C.F.R. § 1.97(d).

This information disclosure statement is filed after the period specified in 37 C.F.R. § 1.97 (c).

Accordingly, this information disclosure statement requires:

- (1) a certification in accordance with 37 C.F.R. § 1.97(e); and
- (2) the fee specified in 37 C.F.R. § 1.17 (p) to consider an information disclosure statement under 37 C.F.R. § 1.97(d).

If this statement crosses in the mail with an office action, or is otherwise not in the indicated category of 37 C.F.R. § 1.97, it is respectfully requested that this statement be treated in the next appropriate category and made of record. **To the extent required, please treat this paper as a conditional petition for acceptance of the information disclosure statement.**

II

Fees Due (CHECK ONE BOX):

No fee is due.

The fee specified in 37 C.F.R. § 1.17(p) for submission of an information disclosure statement under 37 C.F.R. § 1.97(c) or 37 C.F.R. § 1.97(d) is enclosed (\$180).

III

Certification (CHECK ONE BOX):

No certification is necessary.

Pursuant to 37 C.F.R. § 1.97(e)(1), the undersigned hereby certifies: That each item of information contained in this information disclosure statement was first cited in a communication from a foreign patent office in a counterpart foreign application not more than three months prior to the filing of this information disclosure statement.

Pursuant to 37 C.F.R. § 1.97(e)(2), the undersigned hereby certifies: No item of information contained in this information disclosure statement was cited in a communication from a foreign patent office in a counterpart foreign application, and, to the knowledge of the undersigned after making reasonable inquiry, no item of information contained in this information disclosure statement was known to any individual designated in 37 C.F.R. §1.56(c) more than three months prior to the filing of this information disclosure statement.

IV

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Please charge any additional required fee or credit any overpayment to our deposit account number 50-1698.

Respectfully submitted,
THELEN REID & PRIEST LLP

Dated: May 17, 2004



Masako Ando

Limited Recognition Under 37 CFR §10.9(b)

THELEN REID & PRIEST LLP
P.O. Box 640640
San Jose, CA 95164-0640
(408) 292-5800 direct dial
(408) 287-8040 direct fax

Form PTO 1449 (Rev. 2-32) U.S. Department of Commerce Patent and Trademark Office				Atty. Docket No. SUN-P5403	Serial No. 09/982,452			
Information Disclosure Statement by Applicant (Use several sheets if necessary)				Applicant: Manjunath D. Harista				
				Filed: October 17, 2001	Group: 2825			
U.S. Patent Documents								
Init.		Document No.	Date	Name	Class	Subclass	Filing Date	
	A	5,644,498	7/1/97	Joly et al.			1/25/1995	
	B	5,963,729	10/5/99	Aji et al.			6/26/1997	
	C	6,289,412	9/11/01	Yuan et al.			3/12/1999	
	D	5,778,216	7/7/98	Venkatesh			7/7/1998	
	E	6,263,478	7/17/01	Hahn et al.			8/11/1998	
	F	5,974,245	10/26/99	Li et al.			5/30/1997	
	G	5,581,473	12/3/96	Rusu et al.			2/23/1996	
	H	6,289,498	9/11/01	Dupenloup			2/20/1998	
	I	5,387,855	2/7/1995	Miyazaki et al.			4/2/1993	
	J	5,467,040	11/14/1995	Nelson			7/28/1993	
	K	5,656,963	8/12/1997	Masleid et al.			9/8/1995	
	L	5,896,055	4/20/1999	Toyonaga et al.			11/26/1996	
	M	6,088,254	7/11/2000	Kermani			2/12/1999	
	N	6,378,080	4/23/2002	Anjo et al.			12/28/1999	
	O	5,994,924	11/30/1999	Lee et al.			6/16/1997	
Foreign Documents								
Translation								
Init.		Document No.	Date	Country	Class	Subclass	Yes	No
	P	WO 95/34036	12/14/95	WO			X	
Other Documents (Including Author, Title, Date, Pertinent Pages, etc.)								
	Q	R.B. Mueller et al., "Parallel Switch-Level Simulation for VLSI", IEEE, 1991, pp. 324-328						
	U	Scot Boon et al., "High Performance Clock Distribution for CMOS Asics", IEEE 1989, pp. 15.4.1 - 15.4.5						
	V	H. Fair et al., "XP-000862228 SP 25.2: Clocking Design and Analysis for a 600MHz Alpha Microprocessor", IEEE International Solid-State Circuits Conference, 1998, pp. 389-399 & 473						
	W	International Search Report, PCT/US 02/32937, International filing date October 15, 2002, date Search Report mailed January 28, 2004.						
	X	B. Lamson et al., "A Processor for a High-Performance Personal Computer, Seventh Annual Symposium on Computer Architecture, pp. 146-160, May 1980.						
	Y	C-S Wu et al., "An Automatic Cell Characterization Environment for Cell-Based Design Methodology", IEEE pp. 326-329, May 1993						
	Z	J. Burkis, "Clock Tree Synthesis for High Performance ASICs", IEEE, pp. 9-8.3, August 1991						
	AA	U-S Yim et al., "A Floorplan-based Planning Methodology for Power and Clock Distribution in ASICs", Proceedings ACM/IEEE Conference on Design Automation, pp. 766-771, June 1999.						
	BB	P.J. Restle et al., "A Clock Distribution Network for Microprocessors", 2000 Symposium on VLSI Circuits, pp. 184-187, April 2000.						
Examiner					Date Considered			
Examiner: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include a copy of this form with the next communication to applicant.								